Design and Fabrication of 50-nm Thin-Body p-MOSFETs With a SiGe Heterostructure Channel

نویسندگان

  • Yee-Chia Yeo
  • Vivek Subramanian
  • Jakub Kedzierski
  • Peiqi Xuan
  • Jeffrey Bokor
  • Chenming Hu
چکیده

Thin-body p-channel MOS transistors with a SiGe/Si heterostructure channel were fabricated on silicon-on-insulator (SOI) substrates. A novel lateral solid-phase epitaxy process was employed to form the thin-body for the suppression of shortchannel effects. A selective silicon implant that breaks up the interfacial oxide was shown to facilitate unilateral crystallization to form a single crystalline channel. Negligible threshold voltage roll-off was observed down to a gate length of 50 nm. The incorporation of Si0 7Ge0 3 in the channel resulted in a 70% enhancement in the drive current. This is the smallest SiGe heterostructurechannel MOS transistor reported to date. This is also the first demonstration of a thin-body MOS transistor incorporating a SiGe heterostructure channel.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Unique Approach to Generate Self-Aligned SiO2/Ge/SiO2/SiGe Gate-Stacking Heterostructures in a Single Fabrication Step

We report a first-of-its-kind, unique approach for generating a self-aligned, gate-stacking heterostructure of Ge quantum dot (QD)/SiO2/SiGe shell on Si in a single fabrication step. The 4-nm-thick SiO2 layer between the Ge QD and SiGe shell fabricated during the single-step process is the result of an exquisitely controlled dynamic balance between the fluxes of oxygen and silicon interstitials...

متن کامل

Investigation of the electron transport and electrostatics of nanoscale strained Si/Si/Ge heterostructure MOSFETs

This thesis presents work aimed at investigating the possible benefit of strained-Si/SiGe heterostructure MOSFETs designed for nanoscale (sub-50-nm) gate lengths with the aid of device fabrication and electrical measurements combined with computer simulation. MOSFET devices fabricated on bulk-Si material are scaled in order to achieve gains in performance and integration. However, as device dim...

متن کامل

High Mobility Strained Si/SiGe Heterostructure MOSFETs

Strained Siand SiGe-based heterostructure MOSFETs grown on relaxed SiGe virtual substrates exhibit dramatic electron and hole mobility enhancements over bulk Si, making them promising candidates for next generation CMOS devices. The most heavily investigated heterostructures consist of a single strained Si layer grown upon a relaxed SiGe substrate. While this configuration offers significant pe...

متن کامل

Transport in Thin-Body MOSFETs Fabricated in Strained Si and Strained Si/SiGe Heterostructures on Insulator

The combination of channel mobility enhancement techniques such as strain engineering, with non-classical MOS device architectures, such as ultra-thin body or multiple-gate structures, offers the promise of maximizing current drive while maintaining the electrostatic control required for aggressive device scaling in future CMOS technology nodes. Two structures that combine strain engineering an...

متن کامل

Heterostructure Si1-x-yGexCy-channel p-MOSFETs compatible with CMOS processing

We report the fabrication of heterostructure p-MOSFETs with low-carbon Si1-xyGexCy channels. The use of low carbon fraction (y = 0.002) does not significantly affect the strain of the channel layer or the valence band offset. Small carbon fractions do improve the thermal stability of the channel region and make it possible to use conventional thermal oxidation and ion implant annealing without ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001